Home - News ( United States | United Kingdom | Italy | Germany ) - Football scores

Showing content from https://llvm.org/doxygen/DFAPacketizer_8cpp_source.html below:

LLVM: lib/CodeGen/DFAPacketizer.cpp Source File

(0),

(

));

RS[InstIdx] ^ RS[InstIdx - 1];

(

&M : Mutations)

: MF(mf),

(mf.getSubtarget().getInstrInfo()), AA(

) {

dbgs() <<

;

for (MachineInstr *MI : CurrentPacketMIs) {

unsigned R = ResourceTracker->getUsedResources(Idx++);

dbgs() <<

<< utohexstr(R) <<

<< *MI;

(CurrentPacketMIs.size() > 1) {

CurrentPacketMIs.clear();

ResourceTracker->clearResources();

std::distance(BeginItr, EndItr));

() <<

;

LimitPresent =

.getPosition();

(; BeginItr != EndItr; ++BeginItr) {

(SUI &&

);

(

() <<

<<

);

() <<

;

() <<

;

(SUJ &&

);

<<

);

<<

std::unique_ptr<ScheduleDAGMutation>

) {

static cl::opt< unsigned > InstrLimit("dfa-instr-limit", cl::Hidden, cl::init(0), cl::desc("If present, stops packetizing after N instructions"))

static unsigned InstrCount

const HexagonInstrInfo * TII

assert(ImpDefSCC.getReg()==AMDGPU::SCC &&ImpDefSCC.isDef())

static cl::opt< bool > UseTBAA("use-tbaa-in-sched-mi", cl::Hidden, cl::init(true), cl::desc("Enable use of TBAA during MI DAG construction"))

AliasResult alias(const MemoryLocation &LocA, const MemoryLocation &LocB)

The main low level interface to the alias analysis implementation.

The possible results of an alias query.

@ NoAlias

The two locations do not alias at all.

ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...

const T & front() const

front - Get the first element.

bool empty() const

empty - Check if the array is empty.

bool canAdd(const ActionT &A)

Return true if the automaton can be transitioned based on input symbol A.

bool add(const ActionT &A)

Transition the automaton based on input symbol A.

ArrayRef< NfaPath > getNfaPaths()

Obtain a set of possible paths through the input nondeterministic automaton that could be obtained fr...

unsigned getUsedResources(unsigned InstIdx)

bool canReserveResources(const MCInstrDesc *MID)

void reserveResources(const MCInstrDesc *MID)

void setTrackResources(bool Track)

void addMutation(std::unique_ptr< ScheduleDAGMutation > Mutation)

DefaultVLIWScheduler takes ownership of the Mutation object.

void postProcessDAG()

Apply each ScheduleDAGMutation step in order.

void schedule() override

Orders nodes according to selected style.

DefaultVLIWScheduler(MachineFunction &MF, MachineLoopInfo &MLI, AAResults *AA)

TypeSize getValue() const

Describe properties that are true of each instruction in the target description file.

unsigned getSchedClass() const

Return the scheduling class for this instruction.

const TargetSubtargetInfo & getSubtarget() const

getSubtarget - Return the subtarget for which this machine code is being compiled.

Representation of each machine instruction.

bool memoperands_empty() const

Return true if we don't have any memory operands which described the memory access done by this instr...

ArrayRef< MachineMemOperand * > memoperands() const

Access to memory operands of the instruction.

A description of a memory reference used in the backend.

LocationSize getSize() const

Return the size in bytes of the memory reference.

AAMDNodes getAAInfo() const

Return the AA tags for the memory reference.

const Value * getValue() const

Return the base address of the memory access.

int64_t getOffset() const

For normal values, this is a byte offset added to the base address.

Representation for a specific memory location.

Scheduling unit. This is a node in the scheduling DAG.

MachineInstr * getInstr() const

Returns the representative MachineInstr for this SUnit.

A ScheduleDAG for scheduling lists of MachineInstr.

virtual void finishBlock()

Cleans up after scheduling in the given block.

virtual void startBlock(MachineBasicBlock *BB)

Prepares to perform scheduling in the given block.

bool CanHandleTerminators

The standard DAG builder does not normally include terminators as DAG nodes because it does not creat...

void buildSchedGraph(AAResults *AA, RegPressureTracker *RPTracker=nullptr, PressureDiffs *PDiffs=nullptr, LiveIntervals *LIS=nullptr, bool TrackLaneMasks=false)

Builds SUnits for the current region.

virtual void exitRegion()

Called when the scheduler has finished scheduling the current region.

virtual void enterRegion(MachineBasicBlock *bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs)

Initialize the DAG and common scheduler state for a new scheduling region.

void dump() const override

std::vector< SUnit > SUnits

The scheduling units.

virtual DFAPacketizer * CreateTargetScheduleState(const TargetSubtargetInfo &) const

Create machine specific model for scheduling.

VLIWPacketizerList(MachineFunction &MF, MachineLoopInfo &MLI, AAResults *AA)

virtual bool isSoloInstruction(const MachineInstr &MI)

void addMutation(std::unique_ptr< ScheduleDAGMutation > Mutation)

virtual bool isLegalToPacketizeTogether(SUnit *SUI, SUnit *SUJ)

const TargetInstrInfo * TII

bool alias(const MachineInstr &MI1, const MachineInstr &MI2, bool UseTBAA=true) const

std::vector< MachineInstr * > CurrentPacketMIs

std::map< MachineInstr *, SUnit * > MIToSUnit

DefaultVLIWScheduler * VLIWScheduler

virtual ~VLIWPacketizerList()

virtual bool isLegalToPruneDependencies(SUnit *SUI, SUnit *SUJ)

DFAPacketizer * ResourceTracker

virtual void initPacketizerState()

virtual void endPacket(MachineBasicBlock *MBB, MachineBasicBlock::iterator MI)

virtual bool ignorePseudoInstruction(const MachineInstr &I, const MachineBasicBlock *MBB)

void PacketizeMIs(MachineBasicBlock *MBB, MachineBasicBlock::iterator BeginItr, MachineBasicBlock::iterator EndItr)

virtual MachineBasicBlock::iterator addToPacket(MachineInstr &MI)

virtual bool shouldAddToPacket(const MachineInstr &MI)

self_iterator getIterator()

initializer< Ty > init(const Ty &Val)

This is an optimization pass for GlobalISel generic memory operations.

void finalizeBundle(MachineBasicBlock &MBB, MachineBasicBlock::instr_iterator FirstMI, MachineBasicBlock::instr_iterator LastMI)

finalizeBundle - Finalize a machine instruction bundle which includes a sequence of instructions star...

raw_ostream & dbgs()

dbgs() - This returns a reference to a raw_ostream for debugging messages.

A collection of metadata nodes that might be associated with a memory access used by the alias-analys...

RetroSearch is an open source project built by @garambo | Open a GitHub Issue

Search and Browse the WWW like it's 1997 | Search results from DuckDuckGo

HTML: 3.2 | Encoding: UTF-8 | Version: 0.7.4