Press â or â to navigate between chapters
Press S or / to search in the book
Press ? to show this help
Press Esc to hide this help
riscv32{i,im,ima,imc,imac,imafc}-unknown-none-elf
Tier: 2
Bare-metal target for RISC-V CPUs with the RV32I, RV32IM, RV32IMC, RV32IMAFC and RV32IMAC ISAs.
Tier: 3
Bare-metal target for RISC-V CPUs with the RV32IMA ISA.
Target maintainersThe target is cross-compiled, and uses static linking. No external toolchain is required and the default rust-lld
linker works, but you must specify a linker script. The riscv-rt
crate provides a suitable one. The riscv-rust-quickstart
repository gives an example of an RV32 project.
This target is included in Rust and can be installed via rustup
.
This is a cross-compiled no-std
target, which must be run either in a simulator or by programming them onto suitable hardware. It is not possible to run the Rust test-suite on this target.
This target supports C code. If interlinking with C or C++, you may need to use riscv32-unknown-elf-gcc
as a linker instead of rust-lld
.
RetroSearch is an open source project built by @garambo | Open a GitHub Issue
Search and Browse the WWW like it's 1997 | Search results from DuckDuckGo
HTML:
3.2
| Encoding:
UTF-8
| Version:
0.7.4